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The field of artificial intelligence (AI) represents an enormous endeavour of humankind that is 
currently transforming our societies down to their very foundations. Its task, building truly 
intelligent systems, is underpinned by a vast array of subfields ranging from the development of 
new electronic components to mathematical formulations of highly abstract and complex reasoning. 
This breadth of subfields renders it often difficult to understand how they all fit together into a 
bigger picture and hides the multi-faceted, multi-layered conceptual structure that in a sense can 
be said to be what AI truly is. In this perspective we propose a system of five levels/layers of 
abstraction that underpin many AI implementations. We further posit that each layer is subject to 
a complexity-performance trade-off whilst different layers are interlocked with one another in a 
control-complexity trade-off. This overview provides a conceptual map that can help to identify how 
and where innovation should be targeted in order to achieve different levels of functionality, assure 
them for safety, optimise performance under various operating constraints and map the 
opportunity space for social and economic exploitation. 
AI is currently transforming our society, affecting every aspect of our lives. From automated finance 
and intelligent security to image recognition and natural language processing machine intelligence is 
disrupting the way we do business and carry out our daily lives. However, despite the unquestionable 
advances in the field, the main understanding of what constitutes AI tends to revolve around a simple 
combination: the algorithms of statistical learning and the implementation of multi-layered artificial 
neural networks (ANNs). Simultaneously, hardware developers generally focus on implementing the 
connectomics of ANNs and strive to accelerate their operation. This fragmented and 
compartmentalised view of AI, however, does not exploit the full potential of the field. We would 
argue that a holistic understanding of AI requires and awareness of how intelligent systems can be 
interpreted at different levels of abstraction. Future innovation is set to greatly benefit from an ability 
to facilely switch between interpretations. In this work we intend to: First, provide an overview of the 
different fields that collectively constitute the construct of AI. Second, show how these fit into a 
hierarchical structure. Third, explain the interaction between different LoAs. Fourth, discuss the 
internal structure of each level. 
Levels of abstraction 
Any system can be regarded as a complex structure which contains one or more LoAs. We may define 
a LoA as a: ‘functionally complete ontology that describes the workings of a system under study’. More 
elaborately: a collection of terms, statements and guesses used to characterise the behaviour and 
function of a system, explaining as much as is relevant in view of the terms being used. To give a 
concrete example, the function of a car can be explained in terms of the functionality of the steering 
wheel and pedals; an explanation very useful to the prospective driver. However, an alternative 
explanation can be provided in terms of the functionality of individual mechanical components, such 
as would be useful for a car mechanic (and less so for the driver). Constructing ontologies describing 
systems at higher LoAs is arguably absolutely essential for managing the complexity of large systems 
using human-level intellectual resources. The price, however, is that each LoA hides complexity and 
detail present in the layer below; a reward/effort trade-off. From this we can infer that artificially 
recreating a highly complex phenomenon such as intelligence drives us to push the boundaries of our 
comprehension and engineering capabilities to ever higher LoAs. This has already been demonstrated 
successfully by the humble personal computer (PC): microprocessors of today routinely contain 
billions of transistors that a human engineer can only comprehend and handle when bundled in large 
modules. 
Nevertheless, the occlusion of complexity is not the only interaction between levels. Equally 
importantly, a well-designed (or evolved) LoA will fortify itself against uncertainty factors present at 
lower levels. Thus, it is not only detail that is lost when climbing up the ladder of the hierarchy, but 
also uncertainty. Perhaps one of the best examples is found when moving up from single-transistor 
thinking to logic gate thinking. Arguably, one of the key factors that has led to the near-complete 
dominance of digital over analogue is the fact that in digital domain transistors are operated in such 
manner that they successfully approximate simple switches. A full analogue model of a transistor (e.g. 
the models of the BSIM family) may have 300+ parameters [1], but once a logic gate is committed to 
layout the amount of useful information for design is reduced to a truth table and a standard delay 
file describing the latencies from inputs to outputs. This methodology propagates further up the chain, 
with typical examples including glitch-proofing of logic gates through judicious system design [2], [3] 
and ECC (error-correction coding) for communication channels [4]. 
LoA partitionings may take many forms, but in practice some are more natural and useful than others. 
As practical guideline good partitionings will: First, minimise connections and interactions (e.g. signals) 
between levels. Second, maintain alignment of the borders of higher level LoAs with lower level LoAs. 
As an example a module-level description of a processor should ideally not ‘cut’ its 32-bit ALU (a lower 
level module functioning as a cohesive 32-bit unit) into a 7-bit lower part and a 25-bit upper part 
(unless there is a very specific reason that the borders between LoAs do not align). These guidelines 
are very natural for traditional computing systems, but the picture is nowhere near as clear in neuro-
inspired AI systems. When we conduct our electrophysiology experiments or formulate our theoretical 
hypotheses for the function of brain circuits how do we know that we are not trying to explain 
functionality ‘in units of 1.5 gates’? 
The hierarchical structure of AI systems 
In this work we use a five-LoA partitioning of AI systems starting from the agency layer at the high 
abstraction end, and finishing with the physical (implementation) layer at the low end. Our breakdown 
carries echoes of Marr’s tri-level hypothesis [5], where a conceptual split between computation 
(motivation and problem posing), algorithmics (representation and processes) and implementation 
(structures and signalling) was provided. However, whilst Marr’s partitioning is more abstract and 
flexible, (is object recognition a computational problem, or a process to serve a higher purpose?) we 
propose a much more specific and rigid framework which we consider particularly useful as a thinking 
tool for guiding innovation (whilst keeping firmly in mind that it is only one of many possible options). 
Within this framework we link each layer to an ontology and determine the nature of its signals, 
computational units and relationship to learning. The five-LoA structure is specified as follows: 
Floor 5 - The agency layer: This level is concerned with issues such as: how AI systems reason and 
formulate evaluations of their current situations, how goals are formulated and how behaviour is 
elicited towards reaching said goals. Systems are described in terms of complex semantic meanings, 
goals and emotions, which is relevant to researchers in fields such as psychology, education and multi-
agent systems [6]. A number of cognitive architectures/systems have been developed over the years 
[7] with notable examples found in the SPA [8] and ACT-R [9]. 
At such high level the process of learning is largely behavioural and educational; learning processes 
target desired behaviours and equip the system with the high-level declarative knowledge required to 
successfully execute them. These objectives relate to the fields of reinforcement learning and 
knowledge representation [10] and for sufficiently intelligent systems may start spilling over into fields 
such as educational psychology. 
Finally, we note that this layer generates behaviour as an output. This is of direct interest to areas 
such as human-machine and machine-machine interactions/interface design, but also to assurance 
and ethics (particularly in light of recent research demonstrating that socially acceptable ethical norms 
may vary substantially between cultures [11], especially when ambiguous information is involved). 
Floor 4 – The semantic layer: Here the system manipulates symbols, i.e. representations of the outside 
world, internal states and memories in order to perform reasoning and/or planning tasks. At this layer 
systems are discussed in terms of high-level operations such as variable binding [12], inference, 
memory storage, memory recall etc. The high-level ‘cognitive modules’ executing these operations 
communicate using the language of semantic objects, a.k.a. ‘symbols’, which are typically encoded as 
vectors (see [13] for an example of vector representation of words). Vector encoding enables semantic 
embedding, i.e. capturing the ‘relatedness’ of semantic objects via a distance metric [14]. 
Learning at the level of semantic object manipulation includes such important effects as ‘chunking’ 
[15], whereby frequently used or otherwise salient combinations of semantic objects are turned into 
new semantic objects. This is proposed as a mechanism for constructing ever more abstract concepts 
in the mind and ultimately giving rise to intelligence [16]. Whist chunking can be regarded as a 
straightforward extension of the ever higher level features created by deep neural networks (DNNs), 
AI systems with powerful reasoning capabilities possess the tools to combine symbols in novel ways 
and thus create truly new semantic objects (e.g. ‘blue moon’ or ‘griffon’). Notably, such complex 
combinations of semantic objects are underpinned by different mathematical machinery as compared 
to the standard feature abstraction performed by DNNs (see [17] for a comprehensive treatise on 
semantic-layer processing). 
Floor 3 – The computational layer: At this stage more basic functions are carried out at below semantic 
object level. These might include classification/identification of sensory inputs [18], gain control of 
auditory signals/contrast enhancement of visual inputs [19], [20], control loops/signal generation or 
modulation for supervised learning (e.g. olivo-cerebellar system [21]) and more. Such modules 
communicate with each other using abstract vectors/numbers, which may be encoded as n-bit digital 
numbers [22], neural spikes (of different levels of complexity - see [23] for an example of different 
‘flavours’ of spikes) or in real-valued analogue [24]. Ultimately they handle vector information, where 
each vector may or may not constitute a semantic object. At this level systems are described in terms 
of neurons and layers, partially or fully connected and engineering problems pertain to classification 
accuracy, local circuitry stability, and fast efficient training. These are addressed using a multitude of 
tools such as: ANN architecture development (ANN layer number, size and connectivity; use of 
feedforward [25]–[27] and feedback [28]–[30] links), efficient filter design (e.g. convolutional neural 
network [27] kernels for image processing), resource allocation towards representing abstract 
numbers (bit-width, number of neurons used to represent an abstract number [17] etc.) and careful 
choreographing of various learning rules [31]. 
The terminology used to describe learning at this level is already widely familiar: supervised and 
unsupervised learning and the associated algorithms used to implement them, with the error 
backpropagation [32] and ‘winner-take-all’ techniques [33] very widespread. The bibliography on 
learning is extremely extensive, but virtually all –if not all- techniques essentially perform gradient 
descent optimisation. 
Floor 2 – the functional layer: This consists of the fundamental mathematical function implementation 
blocks. Systems are therefore analysed in terms of logic (or threshold logic) gates, shift registers, 
analogue RC circuits etc., or even individual transistors; all often used to implement artificial neurons 
or parts thereof. At this level signalling occurs at below the abstract numerical object level; in terms 
of voltage/current signals and waveforms. It is also at this level that issues such as artificial neuron 
activation function shape [34]–[36], somatic behaviour (e.g. spiking threshold, intrinsic neuronal 
plasticity) [37]–[39] and synaptic behaviour (input/output transfer characteristic, temporal dynamics, 
learning rule etc.) [40]–[43] are tackled. 
Learning is a key design consideration in this layer, for it is here that the learning rules are crafted. The 
literature on learning rules is vast and includes rules designed for spiking ANNs (SNNs) [42], [44], [45], 
for non-spiking ANNs [46], which also exist in stochastic versions [47], [48], amongst other [49]. Finally, 
advanced versions of plasticity also exist whereby the plasticity rule itself is modified by the stream of 
data inputs. This is called ‘metaplasticity’ and effectively is the idea of equipping synapses with 
additional state variables beyond the synaptic weight itself [50], [51]. 
Floor 1 – the physical layer: At the bottom of the pyramid lies the ‘physicochemical layer’, or ‘physical 
layer’, whereby the language is that of moving electrons and/or ions; a world of ion channels and 
MOSFET channels, where the full BSIM model [1] of the transistor applies. This is the layer that most 
intimately relates to the physical fabrication of the system and describes systems in terms of physics, 
electrochemistry and fabrication processes. Floor 1 has access to the finest degree of detail, but is also 
exposed to most of the uncertainty; issues such as classical PVT (process/mismatch, power supply 
voltage and temperature) variations [52], [53] that are generally not visible beyond floor 2. 
Technologies such as quantum computing, optical computing, memristive devices [54] and other 
unconventional computational substrates are seeking to disrupt the AI hierarchy from this level up. 
Learning, typically tackled at floor 2 and (e.g. synaptic weights stored digitally at the circuit level [55]) 
is now attacked at floor 1 by developing new artificial synapses [56]–[60] and optimising both their 
properties (supported weight resolution [61], scalability [62] and power efficiency [63], etc.) and their 
operating regimes [64]. Finally, we note that improved designs of artificial synapses using basic 
electronic components (i.e. sub-circuit-level solutions) have also been attempted before by using 
floating gate MOSFETs [65]. 
Finally, we note that whilst the language of the discourse might differ significantly across layers, a 
number of common issues reverberate across the entire hierarchy and preoccupy every level. These 
are issues such as handling power dissipation, uncertainty and system controllability. As an example, 
the question of power dissipation mainly revolves around managing system complexity at higher LoAs 
and unit cell efficiency at lower levels. The layered structure of AI systems is summarised in Table 1. 
Table 1:  Summary of levels of abstraction in AI systems. Note that the ‘internal data structures’ and ‘data output’ columns 
form an escalator whereby the output of a layer forms the basis for the input to the next layer above. An easy way to read 
the 4th, 5th and 6th columns is: “<Internal signals> are interpreted as <internal data structures>, and many of those together 
give rise to <data output>”, so for example: “Artificial neuron activities are interpreted as abstract numerical objects, and 
many of those together give rise to semantic objects”. Finally, note how at the agency layer there are no subunits and no 
internal signals. 
 
What’s inside a level of abstraction? 
Levels of abstraction may be themselves be engineered to different levels of capability (and 
complexity). Let us briefly examine how this applies to each layer: 
Floor 5: A putative cognitive agent could be endowed with anything between a bare minimum of 
functionality including limited knowledge and few rules for performing a narrow task very well (akin 
to expert systems, but with less explicitly descriptive rules), or it could be equipped with a learning 
centre allowing it to acquire more knowledge, a judgement centre allowing it to make choices in the 
face of ambiguity or even an ‘emotion’ centre providing a wholly internal driver of behaviour. 
Floor 4: AI systems with more/less working memory capacity and stronger/weaker ability to combine 
multiple semantic objects into new entities could be envisaged. Other options might include systems 
with mini-Von Neumann processors embedded into their overall architecture, the ability for 
simultaneously handling information in parallel (multiple foci of attention with some sort of central 
coordinator), etc. 
Floor 3: Here we already see an enormous zoo of ANN architectures including LSTMs, hierarchical 
memory networks, deep learners, convolutional ANNs and a myriad others. To this we might add 
inference engines (i.e. accelerators for computing Bayes’ rule) [66], audio/visual signal pre-processors 
and more. Systems may be built using either more or fewer, either more or less complex ANNs 
belonging to these families. 
Floor 2: At this level we encounter anything from the simple logic gates currently dominating the 
market, to artificial neurons that are either digital, or analogue, electronic synapses. In particular 
artificial neurons may be anything between simple integrating capacitors (or digital accumulators) to 
complex compartmental models featuring even intrinsic neuronal plasticity. 
Floor 1: At the bottom level there has been 
relatively little movement; transistors have 
dominated the floor for decades. However, 
different flavours of transistors, including 
organics, memristive technologies ranging 
from simple tuneable resistances encoding 
synaptic weight to complex volatile/non-
volatile devices capable of metaplasticity, and 
finally potential quantum components are 
promising a revolution in the field. Particularly 
exciting opportunities lie in high 
computational power synapses exploiting the 
intricate internal dynamics of 
electrochemically/magneto-resistively active 
devices. 
The full structure of the AI system hierarchy, 
as used in this particular work is illustrated in 
Figure 1. 
How do LoAs interact with each 
other? 
In general as more capability and complexity is pushed down towards lower layers we tend to obtain 
five effects: First, better power efficiency: This is the foundation of the hardware accelerator concept. 
It is more energy-efficient to implement a neuron directly on hardware rather than in software. 
Second: Lower complexity at higher levels. For example if complex synaptic dynamics are handled by 
elaborate circuitry at layer 2 the overarching ANN at layer 3 may potentially achieve the same 
functionality with a substantially different design (this concept was exemplified in embryonic form in 
[64]). Third, AI systems become more opaque. It is harder to query the internal state of a neuron (e.g. 
membrane capacitance voltage) when this is implemented on a physical capacitor vs. a software 
implementation. Fourth: reliability drops. The beneficial effects of removing uncertainty by moving up 
the LoA ladder become less applicable. Finally: there is less room for operational flexibility in each 
layer. Attempting to control system behaviour by directly manipulating semantic objects is much 
easier than by manipulating spike trains. The above implies that AI systems must be regarded as 
complex, multi-level hierarchies where each layer’s complexities, capacity, benefits and flaws can be 
traded against other layers’. 
Currently, the main focus of innovation is mostly clustered around the bottom three floors. As we 
have seen in previous sections, there are large communities tackling (semi-independently) the 
development of novel NN architectures, an array of hardware accelerators for neuro-inspired 
computation and novel devices for emulating synapses. This situation places accelerator designers 
(floor 2) in the spotlight, as they need to both cater to the needs of the NN architects (floor 3) and 
capture the opportunities offered by pushing complexity towards the individual device level (floor 1). 
When faced with the requirements of floor 3, hardware designers have brought forth three general 
approaches: First, Von-Neumann bus communication as seen in e.g. Intel’s Movidius [67] or NVidia’s 
Volta system [68]. Second, Ethernet-inspired connectivity using routing tables as might be found inside 
Intel’s Loihi [69] or the Univ. of Manchester’s SpiNNaker system [70]. Third, address-event 
Figure 1: Partitioning of AI systems along function axis (vertical 
– layers of abstraction) and along the power, i.e. the capabilities 
within each layer (horizontal axis). Systems towards the top 
right corner are more complex, but also exhibit higher 
processing capabilities. 
representation (AER) with hierarchical routing as found in AiCTX’s DyNAP family of systems [71]. In 
each case the designers attempted to offer the maximum possible flexibility to their systems by 
allowing effectively any-to-any connectivity. Once, however, certain NN topologies become 
sufficiently developed and find widespread use, hardware can start being designed around the specific 
needs of said topologies. This is already the case for convolutional layers, with systems such as Loihi 
(but not only) already including shared memory blocks for the convolutional kernel weights [69]. This 
is a very direct example of how layers 2 and 3 may interact in a substantially impactful way. 
Gazing in the opposite direction, we observe that there is a strong undercurrent of research activity 
in developing AI hardware using memristive synapses. This is underpinned by a strong expectation 
that memristive crossbars [72] will provide a solution to the persistent problem of physically 
instantiating vast numbers of artificial synapses within highly constrained power and area budgets. 
The projected benefits of using memristive synapses are going to be partially counterbalanced by the 
need to design and implement circuitry that can operate them using appropriate biasing schemes, 
because memristive devices effectively dictate the waveforms they require in order to operate as well-
behaved synapses (e.g. see [73], [74]). Simultaneously, hardware designers from floor 2 put pressure 
on device developers to build memristors that can operate well under simple and easily 
implementable biasing schemes (e.g. IBM’s quest for memristors that support linear resistance –i.e. 
synaptic weight- increments/decrements [75]). This is a very distinct example of how layers 1 and 2 
interact, illustrating the significant impact that innovations in floor 1 can exert on the designs 
developed in floor 2 (IBM has developed a memristor-based, experimental AI chip [76] despite already 
possessing an advanced system based on conventional hardware in the form of the TrueNorth chip 
[77]). 
Concluding remarks 
The field of practical AI system development is truly vast. It encompasses a staggeringly broad variety 
of specialisations and elements, enmeshed in a fabric so extensive that professional communication 
between its extremities is difficult and still limited. However, regarded from a distance this fabric can 
be understood in terms of a nested hierarchical structure, featuring different levels of abstraction, 
levels of capability/complexity within each layer and internal design hierarchies for each individual 
design. 
In this work we have attempted to reveal this structure, or perhaps more accurately, to describe the 
field in terms of this structure. As a result the vastness of the field is mapped out and a simultaneous 
awareness of all its facets becomes possible. This is useful for revealing how the field may progress in 
the future, which actors might need to be brought together and collaborate to that purpose and what 
trends and patterns underlie the superstructure. As an example we observe that engineering efforts 
at lower levels of the hierarchy are particularly well-suited for meeting power optimisation 
requirements; efforts that could benefit from the expertise of material scientists. Conversely, higher 
level research is best suited to fulfilling functional capacity needs; an area that psychologists may be 
able to contribute to alongside scientists more traditionally linked to AI. Finally, we note that no claim 
is laid that this is the only valid division of the field; merely a potentially very useful one. 
In conclusion, the field of physically implemented AI systems promises great opportunities and indeed 
excitement and progress for a long period to come. 
Bibliography: 
[1] X. J. Xi et al., “BSIM4. 3.0 MOSFET Model,” 2003. 
[2] Hajime Obinata, “Deglitching circuit,” 5,034,744, 08-Nov-1989. 
[3] Timothy James Ramsdale, “Method and system for deglitching in a mobile multimedia 
processor,” 7,793,007, 19-Jan-2006. 
[4] R. Gallager, “Low-density parity-check codes,” IEEE Trans. Inf. Theory, vol. 8, no. 1, pp. 21–28, 
Jan. 1962. 
[5] D. Marr and T. Poggio, “From Understanding Computation to Understanding Neural 
Circuitry,” May 1976. 
[6] J. Ferber, “Multi-agent systems : an introduction to distributed artificial intelligence,” Harlow: 
Addison Wesley Longman, p. 509, 1999. 
[7] A. V. Samsonovich, “Toward a unified catalog of implemented cognitive architectures,” Front. 
Artif. Intell. Appl., vol. 221, pp. 195–244, 2010. 
[8] C. Eliasmith et al., “A Large-Scale Model of the Functioning Brain,” Science (80-. )., vol. 338, 
no. 6111, pp. 1202–1205, Nov. 2012. 
[9] J. R. Anderson, M. Matessa, and C. Lebiere, “ACT-R: A Theory of Higher Level Cognition and Its 
Relation to Visual Attention,” Human–Computer Interact., vol. 12, no. 4, pp. 439–462, Dec. 
1997. 
[10] S. C. Shapiro, “Knowledge Representation: Logical, Philosophical, and Computational 
Foundations,” Comput. Linguist., vol. 27, no. 2, pp. 286–294, 2001. 
[11] E. Awad et al., “The Moral Machine experiment,” Nature, p. 1, Oct. 2018. 
[12] A. Treisman, “The binding problem Abbreviations,” Curr. Opin. Neurobiol., vol. 6, no. 2, pp. 
171–78, 1996. 
[13] J. Pennington, R. Socher, and C. D. Manning, “{G}love: {G}lobal {V}ectors for {W}ord 
{R}epresentation.,” Proc. Conf. Empir. Methods Nat. Lang. Process., vol. 14, pp. 1532–1543, 
2014. 
[14] K. Lund and C. Burgess, “Producing high-dimensional semantic spaces from lexical co-
occurrence,” Behav. Res. Methods, Instruments, Comput., vol. 28, no. 2, pp. 203–208, Jun. 
1996. 
[15] P. Kanerva, “Fully Distributed Representation,” Proc. 1997 Real World Comput. Symp., no. c, 
pp. 358–365, 1997. 
[16] J. Hawkins and S. Blakeslee, On intelligence. Henry Holt and Company, 2013. 
[17] C. Eliasmith, How to Build a Brain. 2013. 
[18] Y. Lecun, Y. Bengio, and G. Hinton, “Deep learning,” Nature, vol. 521, no. 7553, pp. 436–444, 
2015. 
[19] N. C. Rabinowitz, B. D. B. Willmore, J. W. H. Schnupp, and A. J. King, “Contrast Gain Control in 
Auditory Cortex,” Neuron, vol. 70, no. 6, pp. 1178–1191, Jun. 2011. 
[20] C. Enroth-Cugell and L. H. Pinto, “Properties of the surround response mechanism of cat 
retinal ganglion cells and centre-surround interaction,” J. Physiol., vol. 220, no. 2, pp. 403–
439, Jan. 1972. 
[21] J. P. Welsh, E. J. Lang, I. Suglhara, and R. Llinás, “Dynamic organization of motor control 
within the olivocerebellar system,” Nature, vol. 374, no. 6521, pp. 453–457, Mar. 1995. 
[22] F. Akopyan and Filipp, “Design and Tool Flow of IBM’s TrueNorth,” in Proceedings of the 2016 
on International Symposium on Physical Design - ISPD ’16, 2016, pp. 59–60. 
[23] R. C. Miall, J. G. Keating, M. Malkmus, and W. T. Thach, “Simple spike activity predicts 
occurrence of complex spikes in cerebellar Purkinje cells,” pp. 13–15, 1998. 
[24] G. Indiveri, “A Current-Mode Hysteretic Winner-take-all Network, with Excitatory and 
Inhibitory Coupling,” Analog Integr. Circuits Signal Process., vol. 28, no. 3, pp. 279–291, Sep. 
2001. 
[25] C. Szegedy et al., “Going deeper with convolutions,” in 2015 IEEE Conference on Computer 
Vision and Pattern Recognition (CVPR), 2015, pp. 1–9. 
[26] A. Hannun et al., “Deep Speech: Scaling up end-to-end speech recognition,” Dec. 2014. 
[27] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet Classification with Deep 
Convolutional Neural Networks,” Adv. Neural Inf. Process. Syst., pp. 1–9, 2012. 
[28] M. Lukosevicius and H. Jaeger, “Reservoir computing approaches to recurrent neural network 
training,” Comput. Sci. Rev., vol. 3, no. 3, pp. 127–149, Aug. 2009. 
[29] R. Salakhutdinov and G. Hinton, “Deep Boltzmann Machines.” 
[30] K. Greff, R. K. Srivastava, J. Koutnik, B. R. Steunebrink, and J. Schmidhuber, “LSTM: A Search 
Space Odyssey,” IEEE Trans. Neural Networks Learn. Syst., vol. 28, no. 10, pp. 2222–2232, Oct. 
2017. 
[31] C. Pehlevan, T. Hu, and D. B. Chklovskii, “A Hebbian/Anti-Hebbian Neural Network for Linear 
Subspace Learning: A Derivation from Multidimensional Scaling of Streaming Data,” Neural 
Comput., vol. 27, no. 7, pp. 1461–1495, Jul. 2015. 
[32] H. McCartor, “Back propagation implementation on the adaptive solutions CNAPS 
neurocomputer chip,” Proc. Conf. Adv. Neural Inf. Process. Syst., pp. 1028–1031, 1990. 
[33] K. Urahama and T. Nagao, “K-winners-take-all circuit with O(N) complexity.,” IEEE Trans. 
Neural Netw., vol. 6, no. 3, pp. 776–8, Jan. 1995. 
[34] M. Nakagawa, “An Artificial Neuron Model with a Periodic Activation Function,” J. Phys. Soc. 
Japan, vol. 64, no. 3, pp. 1023–1031, Mar. 1995. 
[35] H. K. Kwan, “Simple sigmoid-like activation function suitable for digital hardware 
implementation,” IET Electron. Lett., vol. 28, no. 15, pp. 1379–1380, 1992. 
[36] X. Glorot and Y. Bengio, “Understanding the difficulty of training deep feedforward neural 
networks.” 
[37] R. Coelho and M. Gerais, “A Review of Spiking Neuron Models,” no. November, 2005. 
[38] E. M. Izhikevich, “Simple Model of Spiking Neurons,” vol. 14, no. 6, pp. 1569–1572, 2003. 
[39] G. G. Turrigiano, “Homeostatic plasticity in neuronal networks: the more things change, the 
more they stay the same.,” Trends Neurosci., vol. 22, no. 5, pp. 221–227, 1999. 
[40] S. Roy, P. P. San, S. Hussain, L. W. Wei, and A. Basu, “Learning Spike Time Codes Through 
Morphological Learning With Binary Synapses,” IEEE Trans. Neural Networks Learn. Syst., vol. 
27, no. 7, pp. 1572–1577, Jul. 2016. 
[41] J. L. Raymond and S. G. Lisberger, “Neural learning rules for the vestibulo-ocular reflex.,” J. 
Neurosci., vol. 18, no. 21, pp. 9112–9129, 1998. 
[42] P. D. Roberts and T. K. Leen, “Anti-hebbian spike-timing-dependent plasticity and adaptive 
sensory processing.,” Front. Comput. Neurosci., vol. 4, no. December, p. 156, Jan. 2010. 
[43] R. Gütig and H. Sompolinsky, “The tempotron: a neuron that learns spike timing-based 
decisions.,” Nat. Neurosci., vol. 9, no. 3, Mar. 2006. 
[44] G. Bi and M. Poo, “Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on 
Spike Timing, Synaptic Strength, and Postsynaptic Cell Type,” J. Neurosci., vol. 18, no. 24, pp. 
10464–10472, Dec. 1998. 
[45] Y. Dan and M. Poo, “Spike Timing-Dependent Plasticity of Neural Circuits,” Neuron, vol. 44, 
no. 1, pp. 23–30, 2004. 
[46] D. E. Rumelhart and J. L. Mcclelland, “Parallel distributed processing: explorations in the 
microstructure of cognition. Volume 1. Foundations.” MIT Press,Cambridge, MA, 01-Jan-
1986. 
[47] D. Querlioz, O. Bichler, A. F. Vincent, and C. Gamrat, “Bioinspired Programming of Memory 
Devices for Implementing an Inference Engine,” Proc. IEEE, vol. 103, no. 8, pp. 1398–1416, 
Aug. 2015. 
[48] S. J. Hanson, “A stochastic version of the delta rule,” Phys. D Nonlinear Phenom., vol. 42, no. 
1–3, pp. 265–272, Jun. 1990. 
[49] R. A. Jacobs, “Increased rates of convergence through learning rate adaptation,” Neural 
Networks, vol. 1, no. 4, pp. 295–307, Jan. 1988. 
[50] M. K. Benna and S. Fusi, “Computational principles of biological memory,” p. 21, Jul. 2015. 
[51] S. Fusi, P. J. Drew, and L. F. Abbott, “Cascade models of synaptically stored memories.,” 
Neuron, vol. 45, no. 4, pp. 599–611, Feb. 2005. 
[52] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS 
transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433–1439, Oct. 1989. 
[53] A. Makosiej, O. Thomas, A. Amara, and A. Vladimirescu, “CMOS SRAM scaling limits under 
optimum stability constraints,” in 2013 IEEE International Symposium on Circuits and Systems 
(ISCAS2013), 2013, pp. 1460–1463. 
[54] R. Waser and M. Aono, “Nanoionics-based resistive switching memories.,” Nat. Mater., vol. 6, 
no. 11, pp. 833–40, Nov. 2007. 
[55] G. Indiveri et al., “Neuromorphic silicon neuron circuits.,” Front. Neurosci., vol. 5, no. May, p. 
73, Jan. 2011. 
[56] A. F. Vincent et al., “Spin-transfer torque magnetic memory as a stochastic memristive 
synapse for neuromorphic systems.,” IEEE Trans. Biomed. Circuits Syst., vol. 9, no. 2, pp. 166–
74, Apr. 2015. 
[57] G. W. Burr et al., “Experimental Demonstration and Tolerancing of a Large-Scale Neural 
Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element,” 
IEEE Trans. Electron Devices, vol. 62, no. 11, pp. 3498–3507, Nov. 2015. 
[58] Y. Nishitani, Y. Kaneko, and M. Ueda, “Supervised Learning Using Spike-Timing-Dependent 
Plasticity of Memristive Synapses.,” IEEE Trans. neural networks Learn. Syst., vol. 26, no. 12, 
pp. 2999–3008, Dec. 2015. 
[59] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, “Nanoscale memristor 
device as synapse in neuromorphic systems,” Nano Lett., vol. 10, no. 4, pp. 1297–1301, Apr. 
2010. 
[60] E. Covi, S. Brivio, A. Serb, T. Prodromakis, M. Fanciulli, and S. Spiga, “Analog memristive 
synapse in spiking networks implementing unsupervised learning,” Front. Neurosci., vol. 10, 
no. OCT, 2016. 
[61] S. Stathopoulos et al., “Multibit memory operation of metal-oxide bi-layer memristors,” Sci. 
Rep., vol. 7, no. 1, p. 17532, Dec. 2017. 
[62] A. Khiat et al., “High Density Crossbar Arrays with Sub- 15 nm Single Cells via Liftoff Process 
Only,” Sci. Rep., vol. 6, p. 32614, Sep. 2016. 
[63] Y. Van De Burgt et al., “A non-volatile organic electrochemical device as a low-voltage 
artificial synapse for neuromorphic computing,” Nat. Mater., vol. 16, no. 4, pp. 414–418, Apr. 
2017. 
[64] A. Serb, J. Bill, A. Khiat, R. Berdan, R. Legenstein, and T. Prodromakis, “Unsupervised learning 
in probabilistic neural networks with multi-state metal-oxide memristive synapses,” Nat. 
Commun., vol. 7, p. 12611, Sep. 2016. 
[65] P. Hasler, C. Diorio, B. A. Minch, and C. Mead, “Single transistor learning synapse with long 
term storage,” in Proceedings of ISCAS’95 - International Symposium on Circuits and Systems, 
1995, vol. 3, pp. 1660–1663. 
[66] L. T.-T. and T. P. A. Serb, E. Manino, I. Messaris, “Hardware-Level Bayesian Inference,” in 31st 
Conference on Neural Information Processing Systems (NIPS), 2017. 
[67] B. Barry et al., “Always-on vision processing unit for mobile applications,” IEEE Micro, vol. 35, 
no. 2, pp. 56–66, 2015. 
[68] S. Markidis, S. W. Der Chien, E. Laure, I. B. Peng, and J. S. Vetter, “NVIDIA tensor core 
programmability, performance & precision,” Proc. - 2018 IEEE 32nd Int. Parallel Distrib. 
Process. Symp. Work. IPDPSW 2018, pp. 522–531, 2018. 
[69] M. Davies et al., “Loihi: A Neuromorphic Manycore Processor with On-Chip Learning,” IEEE 
Micro, vol. 38, no. 1, pp. 82–99, 2018. 
[70] S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, “The SpiNNaker Project,” Proc. IEEE, vol. 
102, no. 5, pp. 652–665, May 2014. 
[71] S. Moradi, N. Qiao, F. Stefanini, and G. Indiveri, “A Scalable Multicore Architecture With 
Heterogeneous Memory Structures for Dynamic Neuromorphic Asynchronous Processors 
(DYNAPs),” IEEE Trans. Biomed. Circuits Syst., no. August, 2017. 
[72] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, 
“Training and operation of an integrated neuromorphic network based on metal-oxide 
memristors,” Nature, vol. 521, no. 7550, pp. 61–64, May 2015. 
[73] N. Du et al., “Single pairing spike-timing dependent plasticity in BiFeO3 memristors with a 
time window of 25 ms to 125 μs.,” Front. Neurosci., vol. 9, p. 227, Jan. 2015. 
[74] T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco, 
“STDP and STDP variations with memristors for spiking neuromorphic learning systems,” 
Front. Neurosci., vol. 7, 2013. 
[75] S. Ambrogio et al., “Equivalent-accuracy accelerated neural-network training using analogue 
memory,” Nature, vol. 558, no. 7708, pp. 60–67, Jun. 2018. 
[76] S. Kim et al., “NVM neuromorphic core with 64k-cell (256-by-256) phase change memory 
synaptic array with on-chip neuron circuits for continuous in-situ learning,” in 2015 IEEE 
International Electron Devices Meeting (IEDM), 2015, p. 17.1.1-17.1.4. 
[77] F. Akopyan et al., “TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron 
Programmable Neurosynaptic Chip,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 34, 
no. 10, pp. 1537–1557, Oct. 2015. 
 
